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SUMMARY 
In asynchronous computer circuits, each operation is allowed to 
proceed, at a rate determined only by the time constants of the circuits 
involved in that operation., Each operation must provide some signal to 
indicate to succeeding operations which will depend on its results that 
it has been satisfactorily completed„ The design of asynchronous com-
puter circuits has taken two approaches. In the more common approach,, a 
knowledge of the switching speeds of all elements is assumed, and the 
necessary interlocking of operations is obtained via this knowledge. In 
the other approach, the interlocking of operations is done in such a way 
that the end result is the same regardless of the switching speeds of the 
circuit elements involved. The latter type circuit is said to be speed -
independento In this type circuit the completion signal for each operation 
must be generated in such a way that it is not dependent on the switching 
speeds of the circuit elements involved«, 
A method for sensing the completion, of operations in. speed-inde-
pendent asynchronous circuits is developed in. this thesis^ It is original 
in this thesis and is referred to as the ''inverse function method." In 
this method, each operation is paralleled by an operation which is its 
inverse„ If the outputs of the primary operations are fed to the inputs 
of the inverse operation, then agreement cf the outputs of the inverse 
operation and the inputs of the primary operation will indicate satis-
factory completion of the primary operation,, Thus if a completion signal. 
generator is provided to indicate 1 when agreement is obtained and an 
v i i 
input completion s i g n a l of 1 i s p r e s e n t , i n d i c a t i n g t h a t t he inputs to 
t he primary ope ra t ion a r e t he des i r ed i n p u t s , and. t o i n d i c a t e 0 o t h e r -
wi se , t he completion s i g n a l gene ra to r w i l l g ive an output completion 
s i g n a l for t h e ope ra t ion which may be used to enable the completion of 
subsequent o p e r a t i o n s . 
The inverse funct ion method o f fe r s s e v e r a l very usefu l fea tures„ 
I f the outputs of t he inverse ope ra t i on a re taken as inputs to t he primary 
ope ra t ion fol lowing s a t i s f a c t o r y completion of t he primary o p e r a t i o n , a 
closed feedback loop provid ing memory of t he input and output v a r i a b l e s 
i s ob ta ined . This f ea tu re permits the use of t h e inverse funct ion for 
something o t h e r than completion sens ing , he lp ing to j u s t i f y t h e a d d i t i o n 
of t h e c i r c u i t elements requi red by t h i s o p e r a t i o n , The inverse funct ion 
method permits t h e l og i c c i r c u i t s t o cons ider the s i g n a l s a t t h e i r inputs 
before an input completion s i g n a l i s presented» The primary and inverse 
ope ra t ion may thus have a l r e a d y begun, or perhaps even completed, before 
the input completion s i g n a l appears a This f e a t u r e should make p o s s i b l e 
very high ope ra t ing speeds . 
To i l l u s t r a t e t h e inverse funct ion method and demonstrate i t s 
f e a s i b i l i t y , a o n e - b i t s u b t r a c t o r u t i l i z i n g the feedback memory loop was 
designed and cons t ruc ted„ Inexpensive components were used, and. very 
high speeds were not a t t empted , as demonst ra t ion of t he method of comple-
t i o n sensing was the p r i n c i p a l o b j e c t i v e r a t h e r than demonst ra t ion of 
high speed c i r c u i t s . 
To i l l u s t r a t e the use of speed-independent c i r c u i t s using the 
inverse funct ion method as l o g i c a l b u i l d i n g b l o c k s , an n - b i t s u b t r a c t o r 
was designed around t h e one -b i t s u b t r a c t o r to perform p a r a l l e l subtraction 
V l l l 
with occas iona l borrow a s s i m i l a t i o n . The des ign of t he n - b i t s u b t r a c t o r 
was not c a r r i e d beyond the system des ign , 
The gene ra l form for s e q u e n t i a l swi tching c i r c u i t s given by Huff-
man (2) i s a p p l i c a b l e t o speed-independent s e q u e n t i a l c i r c u i t s . By means 
of t h i s gene ra l form a comparison of speed-independent asynchronous c i r -
c u i t s , asynchronous c i r c u i t s which a r e not speed-independent c i r c u i t s , 
and synchronous c i r c u i t s i s e f f ec t ed . 
The inverse funct ion method does not solve any of t h e genera l 
problems encountered in a t t empt ing t o des ign speed-independent sequen-
t i a l c i r c u i t s , but i t does r ep re sen t a new and b e t t e r means of sensing 
the completion of o p e r a t i o n s . Some sugges t ions for f u r t h e r s tudy toward 
s o l u t i o n of gene ra l des ign problems a r e made wi th r e fe rence t o the gen-




Computer design philosophies.--The organization of the functions per-
formed by electronic digital computers so that each of the many oper-
ations, such as addition, subtraction, or specialized logical, decision 
functions, takes place in a precise time sequence producing the desired 
results can be carried out in two broad design philosophies„ These 
philosophies are synchronous design and asynchronous design.„ 
In the synchronous design philosophy all operations take place 
under the command and control of a central, master clock. This clock is 
an oscillator which generates a regularly recurring signal, dividing all 
time into discrete clock time intervals. An operation is begun at the 
signal of the clock, through a control circuit, and. is allowed some fixed 
number of clock time intervals for completion; at the end of this number 
of clock time intervals the operation is assumed to be complete, and sub-
sequent operations based on the results are begun. Signals throughout 
this type computer will, be meaningful, only a~t specific instants of time, 
as determined by the central clock oscillator. 
In the asynchronous design philosophy each operation is allowed 
to proceed at a rate determined only by the time constants of the cir-
cuits involved in that operation. All operations are interlocked in 
such a way that no operation which will depend on the results of some 
previous operation is allowed to complete until all of its prerequisite 
operations are complete„ Each operation must provide some signal to 
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indicate to the succeeding operations that it has been satisfactorily 
completed. Given signals in this type computer can be meaningful only 
when the associated completion signal indicates that the operation which 
generated, these signals has been satisfactorily completed„ 
Within these two broad design philosophies there may exist many 
innovations and combinations. For example, in a synchronous computer a 
number of different clocks may time operations in different sections of 
the computer, with all these clocks in turn synchronized with one master 
clock. Again, one section of an asynchronous computer may have its own 
isolated clock; then that particular section of the computer is within 
itself synchronous, resulting in a hybrid combination of the two design 
philosophies. It is also possible that one section of a primarily syn-
chronous computer might operate asynchronously within itself, to give 
another form of hybrid combination, 
Synthesis methods for the design of computers following the syn-
chronous mode of operation have been systematized to a high degree, and 
the design of this type computer can. be carried out readily, after deci-
sions of an a priori nature as to design objectives and circuit details 
have been made (l). However, no comparable degree of systematization in 
general design, methods has been achieved for asynchronous computer cir-
cuits. 
Two approaches have been taken in. the design of asynchronous com-
puter circuits. In one approach one assumes a knowledge of the operating 
times of all elements in the circuit and interlocks the operations in 
such a way that the necessary inputs for an operation are generated as 
efficiently as possible and made to appear at the appropriate time, while 
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in the other approach one attempts to interlock the operations in such 
a way that the results will be the same regardless of the operating 
speeds of the elements involved„ 
The former approach is the more common one; circuits of this type 
permit easier analysis than those of the latter type. A number of gen-
eral theorems on the properties of asynchronous circuits of the former 
type, as well as design methods for restricted classes of circuits of 
this type, have been published by Huffman (2) and Unger (3). 
A theoretical study of the latter type of asynchronous circuits 
has been made by Muller and. Bartky, who have given this class of asyn-
chronous circuits the name "speed-independent circuits," since their 
operation is not dependent on the speed of operation of the various cir-» 
cuit elements involved (4)^(5). Some design methods for this class of 
circuits have been developed and are summarized in a report published by 
the University of Illinois (6). 
Completion signals in computers„--All approaches to the design of asyn-
chronous computers require the generation of completion signals to indi-
cate that an operation has been completed satisfactorily, and hence that 
the subsequent operations depending on the results may be allowed to pro-
ceed, Consider the box in Figure 1 to represent some logical operation; 
the outputs of the box are then a logical function of the inputs. Some 
means must be provided to indicate, first, that the proper inputs have 
been presented and, second, that the logical function has acted on these 
inputs to produce the corresponding outputs, This information must be 
obtained regardless of the limitations placed on the manner in which the 
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Figure 1. Block Diagram for a General Operation. 
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The presence of the proper inputs can be ascertained by requiring 
completion signals of all operations generating these inputs. The com-
pletion of the new operation is then indicated by deriving a new comple-
tion signal. In synchronous computer circuits the completion of opera-
tions is announced by merely waiting a prescribed number of clock time 
intervals after the inputs are all presented; the clock in this type 
circuit furnishes all completion signals. For circuits operating in the 
asynchronous mode, satisfactory completion can be indicated in a number 
of ways. For a design based on a knowledge of the switching times of the 
circuit elements involved, a completion signal may be generated by 
initiating a change on the input to a delay line (or other device having 
a specific delay between input and output) simultaneously with or after 
the initiation of the operation in question and considering the operation 
to be complete when this change appears at the output of the delay line,, 
If the delay time is longer than the maximum possible time required for 
the actual completion of the operation, then the output of the delay unit 
will indeed signal satisfactory completion of the operation. This method 
follows readily from the use of a clock in the synchronous mode and shares 
most of the disadvantages of the synchronous mode of operation. More 
sophisticated means can be used, with a corresponding increase in circuit 
complexity. 
Special requirements in speed-independent circuits,--The problem of sensing 
the completion of an operation and generating a completion signal is not 
a simple matter in speed-independent circuits. For this class of circuits, 
the completion of an operation must actually be sensed in some way; that 
is, merely waiting some prescribed length of time cannot insure that the 
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operation has: occurred, for the switching times of the circuit elements 
involved must have no effect on the results of the operation - Inevitably, 
the sensing of the completion of operations in this class of circuits will 
require the use of many additional circuit elements and a substantial in-
crease in overall circuit complexity. 
It should be noted that the term "speed-independent, " referring to 
Figure 1, implies that nothing which happens within the box, that is, in 
the circuits implementing the logical function and generation of a comple-
tion signal for the function, can be dependent on the switching speeds of 
the individual circuit elements. Thus extra delays could be inserted any-
where within these circuits without causing a ma. 1 function in their opera-
tion. However, between such operations or logical functions, on the input 
or output signal lines, no added delay can be tolerated» To illustrate, 
suppose an extra delay were permitted in the transmission of the outputs 
of the previous operations, but not in the transmission of their comple-
tion signals. Then obviously a malfunction could be caused, since the 
proper inputs to this operation would not be present when the completion 
signal appeared. We restrict the term "speed-independent" to apply only 
to circuits used to implement a logical, function, and not to the lines 
which interconnect operations„ The sensing method and generation of the 
completion signal must be independent of the switching speeds of all cir-
cuit elements, both those in the primary circuit and those necessary to 
indicate completion of the operation of the primary circuit, if the over-
all circuit is to be speed-independent. 
The complementary function method.--One means of sensing the completion 
of an operation and generating a completion signal in such a way that the 
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overall circuit operates in a speed-independent manner has been developed 
by Shelly and is illustrated, in block diagram, form in Figure 2 (7). In 
this approach the logical function is paralleled by an entirely dual or 
complementary function; that is, the logical function is realized in two 
channels instead of one, with one channel requiring inputs which are the 
complements of the inputs of the primary channel and delivering outputs 
which are the complements of the outputs of the primary channel. Before 
the operation is initiated, the inputs to both channels are set to cause 
the outputs of both channels to agree. When the inputs for the operation 
appear, the logical, function and its complementary function â re allowed 
to operate independently, limited only by the natural time constants of 
the circuits involved. When, the outputs of the channels change, becoming 
complementary instead of agreeing, the outputs of the primary channel are 
taken as the desired output. The complements of these outputs are avail-
able at the output of the complementary channel. Satisfactory completion 
of the operations generating these outputs is thus sensed when the out-
puts of both channels have changed to become complementary. A completion 
signal can be generated by comparing the outputs of the two channels, 
obtaining an "incomplete" signal when the outputs of the two channels 
agree and a "complete" signal when the outputs are complementary. The 
circuits used in each channel must be hazard.-free circuits; the outputs 
must not contain momentary false outputs, but must change directly from 
stable agreement to stable complementation (8). Between every set of in-
puts, resetting signals must be applied and. an "incomplete" signal 






























THE INVERSE FUNCTION METHOD 
The method. •—A method for sensing the completion of operations and gener-
ating a completion signal in a manner which is applicable to operations 
having any number of inputs and any number of outputs and which will 
permit the overall circuit to operate speed-independently is presented 
here. This method is called the "inverse function method" for the pur-
pose of this discussion. This method Is original in this thesis. It has 
several advantages over the complementary function, method presented by 
Shelly. It has several disadvantages, all of which are shared by the 
complementary function method. Presentation of no other methods have 
been found in the literature. 
The inverse function method is shown in block diagram form in Figure 
3. Even though four inputs and three outputs are shown for convenience, 
any number might be present, The Input completion signal indicates to 
the completion signal generator that all of the inputs are the desired 
inputs. The output completion signal indicates, to the succeeding opera-
tions, that the outputs are those which should correspond to the inputs. 
When the associated completion signals do not indicate "complete," the in-
puts or outputs cannot be considered meaningful, 
The outputs of the logical function are taken as the inputs to the 
inverse'logical functions The inverse logical function should then pre-
sent at its output signals which are the same as the original input sig-























than the rule, and one, or possibly more, depending on the particular 
logical function, of the inputs to the logical function must also be 
presented to the inverse logical function to insure that a unique inverse 
will be obtained, making the outputs of the inverse function the same as 
the inputs of the primary function, 
If the outputs of the inverse logical function and the inputs of 
the primary logical function are compared in the completion signal gener-
ator, agreement will indicate that the logical function has completed its 
work on its inputs and that the outputs are these which should correspond 
to these inputs. If in addition the input completion signal presents a 
"complete" signal to the completion signal generator, the output comple-
tion signal will indicate "complete." Otherwise the output completion 
signal will indicate "incompletes" The completion of the operation rep-
resented by the logical function has thus "been sensed. If all the circuits 
involved are hazard-free circuits, then the overall operation must be 
independent of the switching speeds of any of its elements and hence is 
speed-independent. 
Useful features-.--This method of obtaining a completion signal has some 
very interesting and useful features. The only resetting necessary with 
the inverse function method is in the completion signal generator. Between 
sets of inputs, an "incomplete" signal must be presented to the completion 
signal generator and an "incomplete" output completion signal obtained. 
No resetting of the input and output variables is required to prepare the 
circuit for the next set of inputs. 
If a speed independent selector is provided at the input, as shown 

































be used as the inputs of the logical, function, a closed feedback loop 
is formed. If sufficient amplification is provided in this loop, the 
outputs will be self-sustaining and memory of both the input and output 
variables is established (3)« Thus some of the additional circuits 
which were added to permit sensing of the completion of the logical 
function have been used to form a memory unit around the logical func-
tion. This feature of the inverse function method could be used to aid 
in justifying the use of the additional circuit elements made necessary 
by the generation of the inverse logical function. 
Another useful feature, which should give rise to very fast cir-
cuits, is that the logical function is permitted to begin its considera-
tion of the inputs before the input completion signal indicates "complete." 
If a considerable time interval is allowed between the actual presentation 
of the inputs and the presentation of the "complete" signal, the logical 
function may have already finished its work, so that the completion sig-
nal need only propagate through the circuits in the completion signal 
generator to give an output "complete" signal. It is to be noted, how-
ever, that this feature cannot be used in conjunction with a circuit using 
the feature of memory discussed above unless the circuit is not in the 
memory mode when the inputs are presented. 
Disadvantages.--The inverse function method has two major disadvantages 
when compared to computer circuits which are not speed-independent. These 
are the greatly increased circuit complexity and the necessity of using 
hazard-free logical function realizations and hazard-free electronic 
implementation of these logical functions. 
Ik 
The circuits must not give false outputs even when the inputs are 
allowed to change simultaneously or in an arbitrary order, except for the 
completion signal, which is restricted to change to "incomplete" before 
changes in other inputs are allowed, and to change to "complete" only 
after all other input changes have taken place. This forces, generally, 
the use of logical realizations which are not simplified beyond the stand-
ard sum or standard product form., as this is the only way to positively 
eliminate possible hazards in general for this type circuit (8). With 
caution, some simplification can be made, but no generally applicable 
simplification procedures are available for circuits in which inputs 
are allowed to change simultaneously. 
No major disadvantages have been found in circuits using the in-
verse function over other speed-independent circuits* 
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CHAPTER III 
A ONE-BIT SUBTRACTOR 
Design o b j e c t i v e s . - - T o i l l u s t r a t e the inverse fua.ct.ion method of sensing 
the completion of o p e r a t i o n s , a simple c i r c u i t which uses t h i s method and 
which forms a p o s s i b l e b u i l d i n g block for more complex c i r c u i t s was 
designed and cons t ruc t ed . The l o g i c a l funct ion chosen was s u b t r a c t i o n 
of two b ina ry input v a r i a b l e s to ob t a in two output v a r i a b l e s , a d i f f e r -
ence and a borrow„ A speed-independent s e l e c t o r was a l s o designed as a 
p a r t of the s u b t r a c t o r t o i l l u s t r a t e t he use of t he outputs of t h e inverse 
l o g i c a l funct ion t o incorpora te the f ea tu r e of memory in to the c i r c u i t * 
This c i r c u i t was found to be simple enough t o make c o n s t r u c t i o n 
f e a s i b l e on the l imi t ed budget ava i lab le , , In s p i t e of i t s s i m p l i c i t y , 
however, t he c i r c u i t serves t o i l l u s t r a t e t h e inverse funct ion method and 
i t s most usefu l fea tures„ The system design and the l o g i c a l des ign of 
t he one -b i t s u b t r a c t o r a r e presented he re , 
System des ign . - -The o n e - b i t s u b t r a c t o r r e q u i r e s four input s i g n a l s and 
t h r e e output s i g n a l s . The Inputs a r e t he two v a r i a b l e s to be s u b t r a c t e d , 
an input completion s i g n a l , and a r e s e t s i g n a l . The minuend w i l l be 
denoted by X, the subtrahend by X, the input completion s i g n a l by C. , 
and the r e s e t signal, by Ra The outputs a r e the two output v a r i a b l e s and 
the output completion s igna l s The d i f f e r ence w i l l be denoted by D, the 
borrow by B, and the output completion s i g n a l by C ,„ A l l s i g n a l s switch 
between two s t a b l e s t a t e s which a re represen ted by the b i n a r y v a r i a b l e s 
0 and 1. 
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If the variables X and Y are presented, and 0, indicates complete" 
in 
by changing t o 1, the c i r c u i t w i l l i n d i c a t e when the borrow B and d i f f e r -
ence B have been formed by causing the output completion s i g n a l C to 
change to 1. When C changes to 1. t he s e l e c t o r wil l , swi tch to cause 
out ' 
t he c i r c u i t to e n t e r the memory mode,, With the c i r c u i t in. t he memory mode 
X, Y and C. may be changed a t w i l l wi thout a f f e c t i n g the output 0 The 
r e s e t s i g n a l i s necessa ry to cause the c i r c u i t t o leave the memory mode, 
and i t accomplishes t h i s when R i s changed from. 0 t o 1.0 I t i s .impossi-
b l e for the c i r c u i t t o r e - e n t e r t he memory mode u n t i l R i s switched back 
to 0. 
When R i s switched to 1, the s e l e c t o r switches back t o the input 
s i g n a l s } opening the feedback loop which provides the memory and. i n t r o -
ducing the new inputs t o t he s u b t r a c t i o n logic„ Opening t h e feedback loop 
causes C t o change back t o G\ Tne new inputs to the s e l e c t o r may be in 
one of t h r e e c a t e g o r i e s i X and Y may be p resen t wi th C. i n d i c a t i n g 1, X 
in 3 
and Y may be present with C. .indicating 0, or X and. Y may be changing 
with C. indicating 0, The reset signal R may be switched from 1. back 
in °̂  
to 0 at any time after C changes to 0o J out 
The circuit may function in one of several ways, depending on the 
inputs present when R is switched to 1 art. the selector switches back to 
the circuit inputs and on. the situation, existing when R is switched back 
to 0„ The circuit may also be made to function differently by causing R 
to switch to 1 at different points .in the operating cycle of the subtrac-
ter. If R is kept at 1,, the circuit will not exhibit a memory but will 
operate as though the selector were not a part of the circuit at all, 
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I t i s evident t h a t the s u b t r a c t o r i s a s e q u e n t i a l . s w i t c h i n g c i r -
c u i t , s ince i t s outputs a r e not d i r e c t funct ions of i t s inputs a t a l l 
t i m e s , but r a t h e r depend on the o rde r o r sequence in which the .inputs 
a r e p re sen t ed . Any at tempt to syn thes ize such a c i r c u i t u l t i m a t e l y 
reaches a po in t a t which the c i r c u i t i s d iv ided in to s e v e r a l s e c t i o n s , 
each of which i s a combinat ional vsw.itch.irig c i r c u i t , in which the outputs 
a re d i r e c t funct ions of t he inputs„ 
No s o p h i s t i c a t e d means of accomplishing the subd iv i s ion of the 
s u b t r a c t o r in to com.binatiori.al c i r c u i t s was used. I t was found ins tead 
t h a t the subd iv i s ion given in Figure k, which follows immediately from 
the development of the inverse funct ion method, could be used* The func-
t i o n s involved a r e then the l o g i c a l func t ion , or s u b t r a c t i o n l o g i c , t he 
inverse l o g i c a l func t ion , the completion s i g n a l g e n e r a t o r , t he s e l e c t o r , 
and the s e l e c t o r controlo 
The s e l e c t o r , in order to be speed- independent , must not only switch 
the inputs to the l o g i c a l funct ion between the ou tcu t s of t he inverse l o g -
i c a l funct ion and. t he inputs X and Y, but must a l so i n d i c a t e when the 
switching has been completed„ That i s , i t i s necessa ry to do more than 
i n s t r u c t the s e l e c t o r to c lose one pa th and open the others i t i s a l so 
necessa ry t o ob ta in from the s e l e c t o r the information t h a t t he s e i n s t r u c -
t i o n s have been c a r r i e d out a 
I t i s necessa ry then, to add. t o the s e l e c t o r two completion s i g n a l 
g e n e r a t o r s , in a d d i t i o n to the elements which would be requ i red for a 
s e l e c t o r which was not requ i red to opera te speed-independently. . These 
completion s i g n a l gene ra to r s a r e used, to check each of t he two paths in 
t he se lec tor . , I f a path, has beer, i n s t r u c t e d to c lose and the inputs to 
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that path agree with the outputs of the selector- then the completion 
signal generator for that path indicates "complete/' Otherwise the com-
pletion signal generator .indicates "incomplete0
 M 
A block diagram of the subtracter is given in .Figure 5> with the 
signals at the inputs and outputs of the blocks labeled. The signals 
G. and G instruct the selector, while A. and A indicate that the cor-
responding instructions have been carried out. The signals G. and A. 
1 1 
r e f e r to t he input path between X, Y and L_ t L „ The s i g n a l s G„ and A 
r e f e r to t he feedback pa th between I. , Ir and L , L „ The paths a r e i n -
1 2 1 2 
s t r u c t e d t o open by a 0 i n s t r u c t i o n s i g n a l and to c lose by a 1 i n s t r u c t i o n 
s i g n a l . That an i n s t r u c t i o n has been c a r r i e d out i s i nd ica t ed by the 
corresponding answer s i g n a l changing to agree wi th i t s i n s t r u c t i o n s ignal„ 
I t i s p o s s i b l e for G., G„, A . , and A„ t o a l l be 1 or 0 a t the same t ime: 
i' f.} ±} f 
that is, both paths may be open or closed at the same time0 The feedback 
path is never instructed to close unless G is 1: whenever the feedback 
^ out 
path is open, as indicated by A being 0,, the input path is instructed by 
G. to close, Thus when R is switched to 1 to reset the circuit, G^ is 
I f 
switched to 0: when k„ indicates 0 and G , indicates 0, G. is switched 
' f out ' l 
to 1 picking up the new inputs„ 
It is evident that all of the bloc KS except the selector control 
represent combinational switching functions,, It is not, however, imme-
diately evident that the selector control, with the inputs and outputs 
shown in Figure 5 j> can- cause the selector to operate properly with only 
a combinational function.. This can be readily discovered, and demonstrated 
by drawing the primitive flow table for the selector control (9)» This 
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Figure 5 . Block Diagram of the One-Bit S u b t r a c t o r . H MD 
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or not the circuit can "be designed as a combinational circuit, but it 
shows in a compact, tabular form ail possible sequences of operation 
for the subtractor. The information contained in many lengthy word 
descriptions of operating cycles is presented concisely by this table. 
Entries across the top of the table represent the inputs to the 
selector control in the order R, C ,, A., A^ and entries down the left 
3 out' 1' f 
side of the table represent the outputs in the order G. 3 G . The cir-
cuit can operate only to move between the numbered squares* Those squares 
with diagonal lines drawn through them correspond to input conditions 
which can never exist. Input changes cause the circuit to move horizon-
tally in the table to another numbered square. The circuit must then 
move vertically to the square in which that number is circled. 
This flow table may readily be simplified to one row, demonstrating 
that the selector control is a combinational function. The entire logical 
design was thus reduced to the design of combinational switching circuits. 
Several interesting points should be made in connection with the 
design of the selector control circuit. If the system subdivision shown 
in Figure 5 had not resulted in a combinational switching function for the 
selector control function., but had resulted In a sequential selector con-
trol function, then the two courses might have been taken. Under certain 
conditions, the sequential control function might have been designed 
directly as a speed-independent circuit. More generally, however, another 
system subdivision would have been necessai'y. 
Some special conditions under which a direct design for a speed-
independent sequential switching circuit may be achieved are stated by 
Unger (3). These conditions are that inputs are restricted to change one 
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at a time, that all input and internal changes which an input change 
calls for take place "before the next input change occurs, and that the 
flow matrix for the function contains no essential hazards. The terms 
"flow matrix" and "essential hazard." are explained in detail in the ref-
erence given. For speed-independence with such a function it is also 
necessary that the outputs be the last signals to change, and that the 
outputs influence other sections of the circuit somehow to stimulate the 
next input change. Otherwise, there can be no assurance that the input 
changes will, not occur more rapidly than the required internal and output 
changes can take place. Circuits in which the outputs are the last sig-
nals to change have been referred to as "last-moving-point circuits" (6) . 
Logical design.--Except for the selector the logical, design of each of the 
five combinational circuits in Figure 5 can be carried out by straight-
forward application of well-known design methods. The resulting Boolean 
functions are given in Figure ~J; the details of the design of these cir-
cuits is given in Appendix I. The Boolean description of the subtraction 
logic and the completion signal generator are standard sum, forms obtained. 
directly from a table of combinations. Some simplification of the func-
tions for the inversion logic and the selector was made through judicious 
use of optional entries in the Karnaugh maps for these functions„ 
The instructions for the selector can be carried out readily by the 
functions given in Figure 7 for L and L , The functions are realized 
simply "by AND gates followed by OR gates as in Figure 8. The completion 
signal generators which check each path through the selector are identical. 
to the completion signal generator for the logical, function. For the path 
controlled by G., a completion signal A. is obtained by checking X, Y and 
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L o g i c a l F u n c t i o n : D = L 'L + L L ' 
1 2 1 2 
= L 'L 
1 2 
I n v e r s e L o g i c a l F u n c t i o n : L ~ DB' + L J" 
X 2 = L 2 
S e l e c t o r C o n t r o l : G. = C + A,A' 
I o u t 1 2 
G„ - R'C , 
f ou t 
Comple t ion S i g n a l G e n e r a t o r : 
cout= <W W i ^ + f^fi'WlV (WWi1^ 
• ( A l A p ' L ^ I ^ g 
Selector: Ln = G.X + G^In 
1 I f 1 
L2 = G i Y + G f Z 2 
A. = ( G . C . J X ' Y ' L ^ + (G.C. n ) X .YL'L 2 + ( G . C . J X Y ' L ^ 
^ G i C i n ) X Y L l L 2 
Af = ( G f ) M ' M ' 4 ^ + (G f)M i M 2L|L2 + (Gf J M ^ ' L ^ 
+ < G f ) M l W 2 
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Figure 8. The Selector Without the Checking Circuits. 
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L , L for agreement, with C. and G. combined in an AND gate to give an 
l' 2 m 1 
indication to this completion signal generator that the path should be 
closed. The path in the feedback loop is more subtle. This path is never 
instructed to close unless In , 1̂  and Ln , L^ agree, as indicated by C 
1 ' 2 1 2 out 
being 1. Hence checking these s i g n a l s again would be super f luous . How-
ever , i t i s necessa ry to check the output of the AND ga tes a t which G 
and I a r e inputs and a t which G and I a r e inputs to be sure t h a t t hese 
ga tes have responded. The outputs of t he s e ga tes a r e denoted by M and 
M , as shown in Figure 8. A l l a c t i o n s of the s e l e c t o r a r e checked by the 
two completion s i g n a l gene ra to r s g iv ing A, and A , and the s e l e c t o r can 
thus be made to opera te speed- independent ly , 
The log ic for t he e n t i r e one -b i t s u b t r a c t o r i s shown schemat ica l ly 
in Figure 9-
cout 




CIRCUIT DESIGN FOR THE ONE-BIT SUBTRACTOR 
O b j e c t i v e s . - - T h e p r i m a r y o b j e c t i v e o f t h e e l e c t r o n i c i m p l e m e n t a t i o n of 
t h e l o g i c a l d i a g r a m i n F i g u r e 9 f o r t h e o n e - b i t s u b - t r a c t o r was t h e demon-
s t r a t i o n of a s p e e d - i n d e p e n d e n t c i r c u i t . The speed o f o p e r a t i o n of t h e 
c i r c u i t was o f s e c o n d a r y c o n c e r n h e r e , even t h o u g h t h e s t u d y of speed -
i n d e p e n d e n t c i r c u i t s i s i n t e r e s t i n g p r i m a r i l y b e c a u s e o f t h e p o t e n t i a l 
t h e s e c i r c u i t s have f o r e x t r e m e l y h i g h speed o p e r a t i o n w i t h h i g h r e l i a -
b i l i t y . The s u b t r a c t o r was d e s i g n e d a round i n e x p e n s i v e components t o 
p r o v i d e an i n e x p e n s i v e s p e e d - i n d e p e n d e n t c i r c u i t f o r l a b o r a t o r y e x p e r i -
m e n t a t i o n r a t h e r t h a n a c t u a l a p p l i c a t i o n , 
B a s i c c i r c u i t s . - - T h e l o g i c a l d i a g r a m o f F i g u r e 9 can be b r o k e n down i n t o 
s i m i l a r g r o u p s , a l l of w h i c h can be c o n s t r u c t e d from s i n g l e - l e v e l AND 
g a t e s o r d o u b l e - l e v e l AND-OR g a t e s f o l l o w e d by i n v e r t i n g a m p l i f i e r s . The 
breakdown used r e q u i r e d , f o u r u n i t s c o n s i s t i n g of t w o - i n p u t AND g a t e s 
d r i v i n g a t w o - i n p u t OR g a t e , t h r e e u n i t s c o n s i s t i n g of f o u r f i v e - i n p u t 
AND g a t e s d r i v i n g a f o u r - i n p u t OR g a t e , t h r e e u n i t s c o n s i s t i n g o f a s i n g l e 
t w o - i n p u t AND g a t e , and one u n i t c o n s i s t i n g of a t w o - i n p u t AND g a t e d r i v i n g 
a t w o - i n p u t OR g a t e . 
The a c t u a l c i r c u i t d e s i g n work was t h u s t h e d e s i g n of a d o u b l e - . 
l e v e l g a t e , w i t h f o u r f i v e - i n p u t AND g a t e s d r i v i n g a f o u r - i n p u t OR g a t e 
and t h e d e s i g n of a s i n g l e - l e v e l AND g a t e w i t h two i n p u t s . The s m a l l e r 
d o u b l e - l e v e l g a t e s were t h e n formed by s i m p l y o m i t t i n g some o f t h e s t r u c -
t u r e of t h e l a r g e d o u b l e - l e v e l g a t e . A m p l i f i e r s t o p r o v i d e t h e r e q u i r e d 
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d r i v e c a p a b i l i t y were designed to follow the output of each g a t e , With 
t hese c i r c u i t s as b u i l d i n g b locks , the log ic for the s u b t r a c t o r was imple-
mented by simply making the a p p r o p r i a t e i n t e rconnec t ions between ga tes 
and a m p l i f i e r s , fol lowing Figure 9-
Vol tage-swi tching diode ga tes were used, wi th t r a n s i s t o r a m p l i f i e r s , 
and the design was c a r r i e d out avoiding the use of high p r e c i s i o n compo-
n e n t s . Res i s t o r s were allowed ± IQPJo t o l e r a n c e s , and the supply vo l t ages 
were spec i f i ed wi th ±^°]o t o l e r a n c e s . T rans i t r on type 1N97 diodes and 
General E l e c t r i c type 2N39^ t r a n s i s t o r s were chosen; t he se a r e inexpen-
s ive u n i t s designed fo r genera l computer a p p l i c a t i o n . 
The 1N97 i s a germanium poin t con tac t d iode , and the 2W)9k i s a 
pnp junc t ion t r a n s i s t o r . In order t o ob ta in useful vol t -ampere cha rac -
t e r i s t i c s fo r t h e d e v i c e s , t he c h a r a c t e r i s t i c s of twenty diodes and twenty 
t r a n s i s t o r s were checked in the l a b o r a t o r y and r e p r e s e n t a t i v e curves drawn. 
Co l l ec to r and base c h a r a c t e r i s t i c s in the common e m i t t e r connect ion for 
t h e t r a n s i s t o r and forward and r eve r se c h a r a c t e r i s t i c s fo r t h e diode a re 
given in Appendix I I . Switching times for t he t r a n s i s t o r s were a l s o mea-
sured , and r e p r e s e n t a t i v e curves a r e given in Appendix I I . The procedures 
used to measure the switching t imes a re given in d e t a i l by Pressman (11) . 
The c i r c u i t diagram for t he s i n g l e - l e v e l ga te i s given in Figure 
10, and the diagram for the d o u b l e - l e v e l ga te in Figure 11„ Each of the 
ga tes was designed wi th one of t he amp l i f i e r s shown included as an i n t e -
g r a l p a r t of the g a t e ; t he second ampl i f i e r was then made i d e n t i c a l t o i t s 
d r i v e r . In both ga tes t he t r a n s i s t o r i s bottomed to w i t h i n -0.3 v o l t s of 
ground when turned on to a c o l l e c t o r cu r ren t of -20 ma.; t he c o l l e c t o r s 
a r e clamped a t -6 .0 v o l t s on t u rn -o f f , and t h e t r a n s i s t o r s a t u r a t e d 
s l i g h t l y a t t u r n - o n , to provide a s i g n a l switch of 6 .0 v o l t s wi th 0 
i D i vD2 
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Figure 10. Schematic Diagram for the Single-Level Gate, 
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corresponding to -6 .0 v o l t s and 1 corresponding to zero v o l t s or ground, 
The des ign method used was the "worst case" approach descr ibed by 
Pressman (11) . This method accounts for components and supply vo l t ages 
being off t h e i r nominal va lues by a spec i f i ed t o l e r a n c e , and for s p e c i -
f ied spreads of t r a n s i s t o r gain, and swi tching t i m e s . The ga tes were 
designed using the s t e p - b y - s t e p examples given by Pressman, 
The load r e s i s t o r , for t he a m p l i f i e r fol lowing both t h e s i n g l e -
l e v e l and d o u b l e - l e v e l g a t e s , was s e t a t 1500 ohms to provide a nominal 
c o l l e c t o r cu r ren t of 20 ma, when t he t r a n s i s t o r i s turned on. The 390,000 
ohm base r e s i s t o r used in both a m p l i f i e r s provides nominal ly 0 ,7 21a. 
r eve r se base cu r r en t when the t r a n s i s t o r i s turned off, keeping the c o l -
l e c t o r cu r r en t low in t h e off s t a t e even though the common e m i t t e r con-
nec t ion i s used for t he a m p l i f i e r s , 
The RC c i r c u i t in the base input lead p r o v i d e s , i d e a l l y , t he cu r -
rent waveform shown in Figure 12 a t the base . This waveform has peaks a t 
both tu rn -on and t u r n - o f f . The peak a t tu rn-on provides an ove r -d r ive 
to give a f a s t r i s e t ime; the low- leve l cu r r en t between t he peaks , i d e a l l y , 
keeps the t r a n s i s t o r j u s t s l i g h t l y s a t u r a t e d ; t he peak a t t u r n - o f f p r o -
vides t h e r eve r se d r i v e requi red for f a s t f a l l t ime. 
In the s i n g l e - l e v e l g a t e , a "5900 ohm. r e s i s t o r and 400 micromicro-
farad c a p a c i t o r were used, wi th the 56,000 ohm ga te r e s i s t o r , t o p rov ide , 
nominal ly , a s t e a d y - s t a t e d r i v e cu r ren t of 1,4 ma,, and average forward 
ove r -d r ive cu r r en t of 1,5 ma. dur ing t u r n - o n , and an average reverse 
d r i v e cu r ren t of 0,5 ma' dur ing t u r n - o f f . This r e s u l t e d in a ca l cu l a t ed 
r i s e and f a l l t ime of 1.0 microseconds with a fan-out r a t i o of f i v e . The 
ga te was used s a t i s f a c t o r i l y to d r i v e s i x of t he d o u b l e - l e v e l g a t e s , as 
REV 
F 
L,: Forward Overdrive Current 
I : Normal S t e a d y - s t a t e Base Current 
L™,5 Reverse Drive Current 
RliV 
Figure 12. I d e a l Base Current Waveform. 
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a l l ga tes d r iven did not change s t a t e s s imul taneous ly and had o the r 
i n h i b i t i n g i n p u t s . 
In the double- level , g a t e , a 6800 ohm r e s i s t o r and 180 micromicro-
farad c a p a c i t o r were used, wi th a 22,000 ohm OR ga t e r e s i s t o r and 18,000 
ohm AND ga te r e s i s t o r , t o p rov ide , nominal ly , a s t e a d y - s t a t e d r i ve cu r -
r en t of 1.0 ma. dur ing t u r n - o n , and an average reverse d r i v e cu r r en t of 
0.2 ma. dur ing the t u r n - o f f . This r e s u l t e d in a c a l c u l a t e d r i s e and f a l l 
time of 1.5 microseconds wi th a fan-out r a t i o of f i v e . Again, however, 
a l l d r iven ga tes were not i n h i b i t e d s imul taneous ly by one g a t e , and a fan-
out of s i x was used s a t i s f a c t o r i l y -
The s u b t r a c t o r was cons t ruc ted on s i x s i x - i n c h by twe lve- inch 
b a k e - l i t e boa rds , and i s p i c tu r ed in Figure 13 . Cambridge Thermionic 
Type 51 -̂B t e rmina l pos t s were used to mount a l l components except the 
t r a n s i s t o r s , which were mounted in min ia tu re t r a n s i s t o r sockets„ 
Input and o u t p u t . - - F o r s t e a d y - s t a t e t e s t i n g of t he one -b i t s u b t r a c t o r 
c i r c u i t , double-pole-double- throw togg le switches were used to switch in 
the des i r ed i n p u t s , and the outputs were observed by means of small 2 
v o l t , 60 ma. lamps d r iven by a u x i l i a r y a m p l i f i e r s as shown in Figure lk. 
A lamp was provided for the c i r c u i t ou tputs D, B, and C and for the 
input R. Trans ien t t e s t i n g was accomplished by d r i v i n g an input or inputs 
with a square-wave gene ra to r and observing the outputs on a ca thode- ray 
o s c i l l o s c o p e . During t r a n s i e n t t e s t i n g , t h e ope ra t ion of t he c i r c u i t was 
slowed by loading t h e c o l l e c t o r s of a m p l i f i e r s in key p o s i t i o n s wi th 
c a p a c i t o r s . 
Opera t ion . - -The des ign ob j ec t i ve s were r e a l i z e d p rope r ly by the l o g i c a l 
des ign and the c i r c u i t des ign of the one -b i t s u b t r a c t o r , as v e r i f i e d by 
Figure 13. The One-Bit Subtractor Circuit , UJ 
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R = 1000 ohms 
1 
R = 39O ohms T l : 2N39^ 
% 
68 ohms 
Figure lk. The A u x i l i a r y Amplif ier and Output Lamp. 
36 
the s t e a d y - s t a t e and t r a n s i e n t t e s t s . In t he s t e a d y - s t a t e t e s t s , i t was 
demonstrated t h a t the inputs and ou tputs of t h e c i r c u i t corresponded as 
spec i f i ed in the s t e a d y - s t a t e c o n d i t i o n , provided the c i r c u i t had been 
allowed to warm up. When the c i r c u i t was not warm., o s c i l l a t i o n of C 
- ' out 
between 0 and 1 occurred for t he inputs X^-l, Y=0, wi th the o s c i l l a t i o n 
suddenly dying out a f t e r t h e c i r c u i t warmed up, going t o the proper C 
I t was demonstrated t h a t the c i r c u i t was speed.-independent in t he t r a n s -
i en t t e s t s , as slowing the ope ra t ion of t he c i r c u i t by loading key ga tes 
did not produce a malfunct ion of t he c i r c u i t . A completely exhaust ive 
t r a n s i e n t t e s t would have required input equipment not a v a i l a b l e in the 
l a b o r a t o r y . The t e s t s made were: ( l ) square-wave input for R wi th C. , 
X, and Y s e t in a l l p o s s i b l e combinat ions, (2) square-wave input for C. 
wi th R, X, and Y se t in a l l p o s s i b l e combinat ions, and (3) square-wave 
input for e i t h e r X or Y wi th R, C. , and one input v a r i a b l e fixed in a l l 
p o s s i b l e combinat ions. Each output was observed on an o s c i l l o s c o p e for 
each se t of i n p u t s . 
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CHAPTER V 
AN N-BIT SUBTRACTOR 
The one -b i t s u b t r a c t o r which was designed and cons t ruc ted could 
very e a s i l y be used as a bu i ld ing b lock in a more complex c i r c u i t . With 
proper des ign the more complex c i r c u i t could a l s o be made speed- indepen-
den t . As an example, an n - b i t s u b t r a c t o r using the one -b i t s u b t r a c t o r as 
a bas i c b u i l d i n g block element i s o u t l i n e d . The complete l o g i c a l design 
for the n - b i t s u b t r a c t o r was not c a r r i e d ou t . 
The type of s u b t r a c t i o n implemented in the n - b i t s u b t r a c t o r might 
be ca l l ed i t e r a t i v e p a r a l l e l s u b t r a c t i o n . I t i s p a r a l l e l s u b t r a c t i o n , 
wi th borrow a s s i m i l a t e d only as i t i s needed. The method i s shown for 
t h r e e cases wi th t en b i t numbers in Figure 15 . Al l b i t s a r e operated 
on s imul taneous ly to ob ta in a borrow and a d i f f e r ence fo r each b i t . The 
borrows a r e a l l checked- If any borrow o f 1 i s found, t he s u b t r a c t i o n 
i s r epea t ed , s u b t r a c t i n g the borrow obtained in the (n-- l )s t b i t from the 
d i f f e r ence obtained in the n th b i t t o ob ta in a new d i f f e r ence and borrow 
for the n th posi t ion. . The borrows a r e then checked aga in , and the process 
i s repeated i f another borrow of 1 is found in any p o s i t i o n . When no 
borrows of 1 a r e found, t he process i s t e rmina t ed , and t he l a s t d i f f e r -
ences a re taken as the d i f f e r ences c o n s t i t u t i n g a f i n a l r e s u l t fo r the 
s u b t r a c t i o n . I t should be no ted , as i l l u s t r a t e d in Figure 15, t h a t s e v -
e r a l " runs" of the borrow may occur s imul taneous ly , 
This method can be implemented by a c i r c u i t fol lowing the block 
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s impler systems would be a p p r o p r i a t e for the f i r s t and l a s t b i t s 0 Blocks 
which have broken edges r ep resen t c i r c u i t s which a r e common to a l l b i t s 
and opera te on information obtained from a l l b i t s 0 Other blocks r e p r e -
sent c i r c u i t s which a re r e l a t e d only to the t y p i c a l b i t . 
The c i r c u i t inputs a r e M , S , C. , and R„ The v a r i a b l e s M and 
^ n ' n/ m ' n 
S a r e the n th b i t s of t he minuend and subt rahend, r e s p e c t i v e l y , C. i s 
the input completion s i g n a l , and R i s the r e s e t s i g n a l . The input com-
p l e t i o n s i g n a l insures t h a t M and S a re the des i r ed input v a r i a b l e s . 
The r e s e t s i g n a l i s necessa ry to cause t he c i r c u i t to cons ider a new 
problem a f t e r a l l s t eps in t h e p resen t problem have been completed and 
the information obtained sent to i t s d e s t i n a t i o n . The outputs for the 
c i r c u i t a r e B , D , C , , and G . The s i g n a l s B and C a r e the borrow n ' n o u t r n n 
and d i f f e r ence b i t s obtained a t each s t age of t h e s u b t r a c t i o n . The s i g -
n a l C i n d i c a t e s whether or not another cyc le i s neces sa ry . When a l l 
cyc les a r e complete and the f i n a l r e s u l t i s p resen t on the output l e a d s , 
the output completion s i g n a l C w i l l change to one. 
The input s e l e c t o r switches t he primary i n p u t s , M and S , and 
the inputs fo r succeeding cycles in the s u b t r a c t i o n , D and B , in to 
a second s e l e c t o r , t he input branch s e l ec to r* The input branch s e l e c t o r 
switches t o choose between two i d e n t i c a l l o g i c a l b ranches , each c o n s i s t -
ing of t he one -b i t s u b t r a c t o r . The output s e l e c t o r switches the outputs 
of these branches in to the output and borrow inspection, u n i t . Each of 
the s e l e c t o r s i s c o n t r o l l e d by a s e l e c t o r c o n t r o l u n i t , some or a l l of 
which may be s e q u e n t i a l c i r c u i t s r e q u i r i n g a f u r t h e r system breakdown 
before d e t a i l e d l o g i c a l design, pe rmi t t i ng speed-independent ope ra t ion can 
be achieved. 
1+1 
The c i r c u i t funct ions in the s t eps descr ibed above for t h e sub-
t r a c t i o n . The f i r s t s t e p p re sen t s to one of t he l o g i c a l branches the 
primary inputs M and S . The logical , branch which rece ives t h e s e i n -
puts i s determined by the number of s t eps o r cycles requ i red for the 
preceding problem. If a l l . problems requi red an even number of c y c l e s , 
the inputs would always go to the same branch for the f i r s t s t ep in a 
problem. However, when a problem involves an odd number of c y c l e s , the 
branch which r ece ives the inputs fo r t he f i r s t s t ep w i l l be changed, 
s ince each success ive cycle of a problem i s c a r r i e d out in t he oppos i te 
branch. I t would be p o s s i b l e , but unnecessary , t o r e q u i r e t h e c i r c u i t to 
completely r e s e t between problems, so t h a t the same branch was always used 
in the f i r s t s t e p , 
As soon as the completion s i g n a l s from the l o g i c a l branches which 
perform the f i r s t s t e p announce t h a t t h e proper ou tpu ts have been ob-
ta ined for a l l b i t s , the output s e l e c t o r i s i n s t r u c t e d to open the paths 
which a r e then c losed . When the output s e l e c t o r s for a l l b i t s i n d i c a t e 
by t h e i r output completion s i g n a l s t h a t both paths a r e open, and when C 
i s 0 , t h e new output paths a r e a l l i n s t r u c t e d t o c l o s e , and the output 
and borrow inspec t ion u n i t begins i t s work,, 
An addi t iona l , output i s requi red from the o n e - b i t s u b t r a c t o r s for 
t h i s a p p l i c a t i o n . The s i g n a l A (see Figure 5) must be taken as an o u t -
put and presented to the input branch s e l e c t o r c o n t r o l un i t and the input 
s e l e c t o r c o n t r o l u n i t . When the one -b i t s u b t r a c t o r e n t e r s the memory 
mode, as ind ica ted by A_p changing to 1, and C has changed to 0, t he 
input s e l e c t o r switches from the primary inputs to the inputs for the 
second c y c l e . At the same time the input branch s e l e c t o r i s i n s t r u c t e d 
k2 
to open the p r e s e n t l y closed path,, When the primary input pa th of the 
input s e l e c t o r has been, opened, t he input branch s e l e c t o r i s i n s t r u c t e d 
to c lose the path t o the l o g i c a l branch to be used for t he next s u b t r a c -
t i o n c y c l e , and t he one -b i t s u b t r a c t o r in t h a t branch i s rese t„ The 
r e s e t s i g n a l for t h e one -b i t s u b t r a c t o r i s removed when t he output com-
p l e t i o n s i g n a l for t h a t s u b t r a c t o r changes t o 0. 
The output and borrow in spec t i on un i t i n d i c a t e s t h a t ano ther 
cycle of s u b t r a c t i o n i s necessa ry by causing C to switch to 1, or 
t h a t no more cyc les of s u b t r a c t i o n a r e needed and t h a t the f i n a l 
r e s u l t i s on the output l i n e s by causing G _,  to switch to 1. I f 
1 / 0 out 
r ecyc l ing i s i n d i c a t e d , t he next cycle w i l l begin as soon as the input 
s e l e c t o r and the input branch s e l e c t o r have completed t h e i r swi tching and 
the branch accep t ing the new inputs i s r e s e t . I t i s t o be noted t h a t 
t he input swi tching a c t i o n and the a c t i o n of t he borrow in spec t i on un i t 
may be c a r r i e d out a t the same t ime; the order of completion of t hese 
a c t i o n s i s not impor tant . Thus the input swi tching and r e s e t t i n g opera -
t i o n s of a l l b i t s may have been completed oefore the borrows a r e i n -
spec ted . On t he o t h e r hand, i t i s p o s s i b l e t h a t the borrow inspec t ion 
w i l l be complete before t h e input switching i s complete for a l l b i t s . 
The c i r c u i t w i l l cont inue to r e c y c l e , each time wa i t i ng for the 
ope ra t ion of each b i t to complete, u n t i l the output and borrow in spec -
t i o n un i t i n d i c a t e s t h a t the f i n a l r e s u l t has been ob ta ined . The useful 
f ea tu re s of t he inverse funct ion method of completion sens ing a r e used 
to f u l l advantage in the c i r c u i t . One branch i s se rv ing as a memory un i t 
t o t empora r i ly s t o r e the r e s u l t s of one cycle while the o the r branch i s 
ca r ry ing out t he next c y c l e . I f the input swi tching i s rapid enough, t he 
^ 
branch accep t ing t he new inputs may have a l r e a d y performed a l l i t s work 
on those inputs by the t ime the borrow inspec t ion i s complete. On com-
p l e t i o n of a l l o p e r a t i o n s , the c i r c u i t can serve as a r e g i s t e r for the 
f i n a l r e s u l t for as long as d e s i r e d . The f i n a l r e s u l t w i l l only be 
removed when a new problem i s accepted., 
This i s by no means the only c i r c u i t in which the o n e - b i t sub-
t r a c t o r could be used as a bu i l d ing b l o c i to form an n - b i t s u b t r a c t o r . 
I t could be used to bu i ld up a s e r i a l s u b t r a c t o r or a convent iona l p a r a l -
l e l s u b t r a c t o r by se rv ing as a speed.-independent h a l f ~ s u b t r a c t o r b u i l d -
ing b lock . These would be s impler c i r c u i t s than the s u b t r a c t o r p r e -
sen ted , but would not have p o t e n t i a l ope ra t ing speeds as high as t h a t 
of t he c i r c u i t presented and would not show the useful f ea tu re s of t he 
inverse funct ion method so c l e a r l y as t he c i r c u i t in Figure 16. 
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CHAPTER VI 
RELATION TO GENERAL SEQUENTIAL CIRCUITS 
Sequential switching circuits have been analyzed in very general 
terms, and a general form for the representation of these circuits has 
been evolved (2)° Speed-independent sequential switching circuits using 
the inverse function method for sensing the completion of operations 
can be arranged to fit this general form, and some interesting compari-
sons between speed-independent sequential switching circuits and sequen-
tial switching circuits which are not speed-independent may then be made. 
The general form for sequential switching circuits suggested by 
Huffman is shown in Figure 17. This form can be used for relay circuits, 
electronic circuits, magnetic circuits, or any other physical realization 
of a switching circuit, although it is more convenient for some forms 
than others. The function generator is a combinational switching circuit, 
and the delay unit is representative of some device, or devices, which 
repeats its input at its output after some delay in time. The inputs to 
the function generator are divided into two categories: the primary input 
variables, which are the actual circuit inputs, and the secondary input 
variables, which are the outputs from the delay unit. The output varia-
bles are also divided Into two categories: the primary output variables 
which are the actual circuit outputs, and the secondary output variables 
which are the inputs to the delay unit0 
When a set of primary inputs is presented, the function generator 









primary and secondary„ The outputs of the celay unit, after a delay, 
change to agree with the inputs to the delay unit° This results in a 
new set of secondary input variables appearing at the input to the func-
tion generator„ The function generator acts on its new input variables 
to provide a new set of output variables0 If any of the secondary varia-
bles are changed, the entire process repeats <, When the action of the 
function generator gives secondary outputw chich are the same as the 
previous secondary outputs, the process ends0 The entire circuit is 
stable after the primary outputs have changed also, and further changes 
can then occur only as the result of primary input changes. 
The one-bit subtractor which was developed as an example of a 
speed-independent sequential circuit using the inverse function method 
of completion sensing can be placed in the general form suggested by 
Huffman as shown in Figure 1,8o The inputs and outputs are labeled to 
correspond with Figure 5° The delays in the delay un.it are generated 
by the checking circuits, or completion signal generators, associated 
with the selector and by the logic circuits and inverse logic circuits 
themselveso That is, these delays are tnose between the time that G. 
changes to A. changes to agree, between the time that G changes and. A 
changes to agree, and. between the time that L , L change and I , I 
change to agree0 The delays present in the delay unit are by no means 
the only delays present in the circuit; they are, however̂ , the delays 
that are critical to the seq_uen.ce of operation of the circuit 0 
In relay circuits, the delays in the delay unit are generally the 
action times of the secondary relays. In. electronic circuits which are 

















r i ng in a c t u a l de l ay l i n e s e In synchronous c i r c u i t s , the de lay un i t 
funct ions as an escapement, with the c e n t r a l c lock provid ing an input 
to the de l ay u n i t , a t C in Figure 1.7 for example, t o determine the length. 
of t he de l ay . The de lay u n i t may be a simple c i r c u i t o r device o r i t 
may be some r a t h e r complicated c i r c u i t , 
Genera l ly , the inputs and outputs shown e x p l i c i t l y for the de lay 
un.it a r e t he only s i g n a l s wi th which t h e de lay i s concerned; however, in 
o t h e r s , a d d i t i o n a l s i g n a l s a r e involved. In t h e one -b i t s u b t r a c t o r , as 
arranged in Figure 18, a l l of t he s i g n a l s requi red t o c h a r a c t e r i z e the 
de l ay a r e not shown, as inputs to the de l ay u n i t ; the de l ay between G. 
and A. i s dependent a l so on agreement of X, Y wi th L-. , L , and the de lay 
between G and A on agreement of I , I wi th M , M „ No a d d i t i o n a l 
I 1 1 2 1 £i 
s i g n a l s a r e requ i red t o c h a r a c t e r i z e the de lay between L , L and I , 
V 
The arrangement of t he o n e - b i t s u b t r a c t o r as shown in Figure 18 
demonstrates t he o r i g i n of t he c i r c u i t de lays c r i t i c a l t o the ope ra t ion 
of the c i r c u i t = Other arrangements of the o n e - b i t s u b t r a c t o r t o p lace i t 
in the gene ra l form for sequent ia l , c i r c u i t s a r e a l s o poss ib le„ Ins tead 
of a t t empt ing to show t h e o r i g i n of t h e e s s e n t i a l de lays in t he c i r c u i t , 
one branch, perhaps only an in t e rconnec t ing l e a d , from each feedback 
path can be required, to pass through t h e de l ay u n i t - Such branches co r -
respond t o the " s t a t e branches'* in. Unger 's a n a l y s i s of asynchronous c i r -
c u i t s ( 3 ) 0 In Unger 's a n a l y s i s , each s t a t e branch i s e i t h e r merely an 
in t e rconnec t ing lead or conta ins some actual , delay* If s e v e r a l s t a t e 
branches r e q u i r e a d e l a y , a s o p h i s t i c a t e d r e a l i z a t i o n of t h i s de lay may 
be achieved in one of s e v e r a l ways descr ibed by linger0 Since no elements 
^9 
in t h e one -b i t s u b t r a c t e r a r e a c t u a l de lay elements , a l l strate branches 
in an arrangement of* t h i s type for t he s u b t r a c t e r w i l l be i n t e r connec t ing 
leadso This i s a gene ra l r e s u l t for a l l speed-independent c i r c u i t s , s ince 
no c i r c u i t , which i s speed-independent can con ta in an a c t u a l de lay elements 
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CHAPTER VI I 
CONCLUSIONS AND RECOMMENDATIONS 
A p p l i c a t i o n s of t h e i n v e r s e f u n c t i o n m e t h o d . - - T h e i n v e r s e f u n c t i o n method 
f o r s e n s i n g t h e c o m p l e t i o n of o p e r a t i o n s i n s p e e d - i n d e p e n d e n t c i r c u i t s I s 
s u i t a b l e f o r any o p e r a t i o n i n which t h e i n p u t s and o u t p u t s a r e d i f f e r e n t ; 
r e g a r d l e s s o f t h e number o f i n p u t s and o u t p u t s I n v o l v e d 0 For operations, 
such as gating to different parts of the circuit, in which the inputs and 
outputs are Identical, there Is of course no need to generate an inverse 
function; the completion can be sensed by simply comparing the inputs with 
the outputs. That the .inverse function method, is feasible has been demon-
strated by the design, construction, and. testing of the one-bit subtractor, 
and by the outlined n~b.it subtractor„ 
The .inverse function method should be particularly suited to com-
puter circuits where extremely high, speeds are desired, since the logic 
circuits can begin consideration of the input variables before the input 
completion signal indicates "complete0" This is a feature not found in 
other speed-independent circuits. Any speed-independent circuit, whether 
it uses the inverse function method or no;, is potentially faster than 
other circuits, since the completion, and enabling signals in speed-inde-
pendent circuits are generated by the completion of the operation concerned, 
and none of the tolerances necessary .in other circuits on the time allowed 
for operations to complete are necessary. Some time is required for the 
inverse logic to complete after the primary logic has completed when the 
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inverse function method, for completion sensing is used., but this time 
should, not slow the overall operation of circuits using the inverse, func-
tion method, because of the simpler resetting this method, affords over other 
methods. 
The inverse function method, should, also he suited, to circuits in 
which high reliability is required, if reliability is measured in terms 
of incorrect results obtained in. an operation,, An operation using the 
inverse function method can be made to malfunction only if the inputs to 
the operation are presented, improperly, as for example in allowing the 
input completion signal to ind.icate "complete'' prematurely, or if a spur-
ious signal of some sort is produced in the completion checking circuits. 
More components are required for circuits using the inverse function 
method than in circuits which are not speed-independent, but failure of 
most of the components cannot produce an. incorrect result. Only those com-
ponents in the completion checking circuits can fail, so as to produce an 
incorrect result, although failure of other components may prevent the 
circuit from producing any result at all by not allowing the output com-
pletion signal to .indicate "complete," 
Circuits using the inverse function method, should permit easy 
maintenance. If a component fails and causes an incorrect result, then 
the component which has failed must be somewhere in the completion check-
ing circuits. If a component fails and prevents an operation from com-
pleting, then no succeeding operations can complete,, The operation whose 
circuits have failed., can then be located easily by tracing the previous 
operations which .have completed until the first incomplete operation is 
reached. 
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Limitations of the inverse function method.--In very high speed circuits, 
the problem of accounting for the transmission times of signals from one 
part of the computer to another is of interest, as well as accounting for 
the operating times of the gates, since the transmission times in. very 
high speed circuits may become comparable to the switching speeds of the 
gates„ Transmission time between logical, gates involved in an operation 
does not create problems in speed-independent circuits, although for high 
speed operation this time must be kept small0 Transmission time between 
operations is still a troublesome problem,, If the path over which a com-
pletion signal is transmitted contains less delay than the paths over which 
corresponding signals are transmitted, then malfunctions may result, 
Recommendations for further study„--Several areas in which further study 
should, be very interesting and valuable have become apparent during the 
course of this research, 
The feedback loop in the one-bit subtractor which provides the 
memory function for the subtractor was found to produce oscillation for 
some inputs. If the circuit was presented the inputs X=l, Y=0, C. =1, 
the circuit developed the appropriate difference and borrow, D=l, B=0, and 
entered the memory mode, but the output completion signal sometimes oscil-
lated. between 1 and 0 for several seconds before suddenly settling down to 
the proper value, C ,~10 This difficulty was not present when the cir-3 out 
cuit had warmed up by being operated, for several minutes, and hence was 
not critical to the operation of the circuit° It does indicate that fur-
ther study of the stability of logical feedback loops might be profitable, 
Wo general minimization methods for complex functions which will 
always yield hazard-free forms for the functions were found in the liter-
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t u r e . The Karnaugh map and the concept of ] Lf t - se t s and. d r o p - s e t s suf-
f i ces for simple func t i ons , but a re not convenient for funct ions involving 
more than four v a r i a b l e s (8)* 
I t would be extremely d e s i r a b l e to develop some simple means of 
c h a r a c t e r i z i n g speed-independent s e q u e n t i a l c i r c u i t s wi thout r e s o r t i n g to 
h igh ly a b s t r a c t modern a lgebra 0 Represen ta t ion of c i r c u i t s in t he form 
suggested by Huffman (2) and. used by Unger (3) might lead to such a cha r -
a c t e r i z a t i o n , based on the a b i l i t y to a r range the c i r c u i t so t h a t a l l 
feedback paths c o n t r i b u t e one s t a t e branch and so t h a t no s t a t e branch 
conta ins an a c t u a l de lay element. In Unger ss a n a l y s i s of asynchronous 
c i r c u i t s , i t i s proved t h a t any c i r c u i t for which the input v a r i a b l e s 
a r e r e s t r i c t e d to change one a t a time can be r e a l i z e d p rope r ly wi th only 
one actual , de lay element. I f i t were p o s s i b l e to e l im ina t e t h i s de lay 
element by using the inverse funct ion method to sense t h e completion of 
a key o p e r a t i o n , t h i s de lay element might be eliminated,, I f t h i s could be 
done, a gene ra l method for t h e sys temat ic des ign of speed-independent 
s e q u e n t i a l switching c i r c u i t s might be achieved i perhaps p e r m i t t i n g the 
achievement of optimum des ign procedures for t he s e c i r c u i t s „ 
A P P E N D I X 
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APPENDIX I 
LOGICAL DESIGN OF COMBINATIONAL 
CIRCUITS FOR THE ONE-BIT SUBTRACTOR 
S u b t r a c t o r l o g i c . . --The t a b l e of c o m b i n a t i o n s f o r t h e s u b t r a c t o r l o g i c 
i s g i v e n b e l o w , and t h e Boolean f u n c t i o n s f o r t h e o u t p u t i n t e r m s of t h e 
i n p u t a r e d e r i v e d from i t „ These f u n c t i o n s may be d e v e l o p e d w i t h t h e 











D - L | V L l L< 
= L i L 2 
L i ^ 
L l ^ 
L 2 " 
OD 
Invers ion l o g i c . - - T h e t a b l e of combinations for the inve r s ion log ic 
corresponding to the s u b t r a c t i o n log ic i s given below„ The s i g n a l L 
is used in a d d i t i o n to B and D to provide a unique Inverse„ That use 
of L in t h i s way will , r e s u l t in a unique inverse can be seen from an 
examination of the t a b l e of combinations for the s u b t r a c t i o n log ic 
56 
D B L 
0 0 0 
0 0 1 
0 1 0 
0 1 1 
1 0 0 
1 0 1 
1 1 0 
1 1 1 
The standard sums for I and I are thus 
\ - S ( l ^ ) + 2^(2,3,5,6) 
i 2 = ^(1,7) + 2^(2,3,5,6) 
By representing I and I on Karnaugh maps in three variables_, it may be 
found that interpretation of the optional entries with asterisks as l's 




00 01 1.1 10 
0 0) 
• — — - — 
(D 1 
1 (D 0 0* 
I « DB' + LB' 
DB 
L 
00 01 1.1 10 
0 (D (D 0 
1 JD* 1 
_ 
0* 
I = L 
2 2 
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Careful examination of t he se maps shows t h a t the funct ions above will , g ive 




-O I . 
-o i 2 
Completion s i g n a l l og i c . - -Wi thou t cons ider ing a l l e n t r i e s in a t a b l e of 
combinations for the completion s i g n a l l o g i c , cond i t ions which give r i s e 
to a 1 for C a re r e a d i l y found from a word d e s c r i p t i o n of t he des i r ed 
out J 
behavior . A 1 should be obtained only i f e i t h e r A. o r A i s 1 and L , 
L^ agree wi th I , , I . The condi t ions for C to be 1 a r e given below 
2 1 2 out 
and an a p p r o p r i a t e funct ion obtained„ Rather than use A. and A d i r e c t l y , 
A! and A' were used. When e i t h e r A. or A0 i s 1 (A!A' )
! w i l l a l s o be 1. 
l f i f l f 
This permits the e l im ina t i on of two a m p l i f i e r s . 
A^Ap ' \ \ h I 
1 0 0 0 0 
1 1 0 1 0 
1 0 1 c 1 
1 1 1 1 1 
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Cout= ' W W i 1 ^ W H V i V (AjAp'L^I^.tAlAp'L^I^ 
This funct ion i s the s tandard sum. which would be obtained from the complete 
t a b l e of combinations for the function,, 
Se l ec to r c o n t r o l l o g i c . - - T h e funct ions for C- and G in the s e l e c t o r con-
t r o l a r e der ived below with the a id of Karmaugh maps in the four input 







00 01 11 1.0 
1 (D 0 1 
(D* 0 0 CD* 
CD* 0 0) CD* 







00 01 11 1.0 
0 m 0 0 
CD l 0 CD ' 
CD l CD CD 
0 l 0 0 
G 
G. = C' + A.Al 
I ou t l f 
G^ - R'C + f out 















CURVES USED IN THE CIRCUIT 








\ = 5.0 m a \ - - -
5.0 ma 
• \ = 
1 .0 mi 
Y - z b = -0 ,50 ma 
- I b = -0 .30 ma 
• \ = 
-0 ,20 ma 





-1 -2 -5 •5 -4 
Vc, volts 






















0.5 -1.0 •1.5 


















0.1 0,2 0.3 0.'- 0.5 0.6 0,7 
V 3 voIt s 













-28 '2k =20 -16 =12 
V, volts 







'0.5 =1.0 2*0 =1.5 -1 = 5 
I b , ma. 





0.5 1.0 1.5 
r e v 
2 .0 
ma. 
Act ive Region F a l l Time from I = 
2-5 
-20.0 ma., V 
3.0 









/ * * * — - • 
U . ( 












I , -1 .0 na I 
U . l k _ 
V 
0.5 1.0 1.5 
IREV ' m ' 
2.0 2.5 3 .0 3.5 
Storage Time for Turn-off From I = -20.0 ma., V = -6 .0 v o l t s 
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